AS7C33128NTF18B sram equivalent, 3.3v 128k x 18 flowthrough synchronous sram.
*
*
*
*
*
*
*
* Organization: 131,072 words × 18 bits NTD™ architecture for efficient bus operation Fast clock to data access: 7.5/8.0/10..
requiring random access or read-modify-write operations. NTD™ devices use the memory bus more efficiently by introducing.
Image gallery
Download